19-5644; Rev 1; 3/11

EVALUATION KIT **AVAILABLE**

MAXM

HDCP Gigabit Multimedia Serial Link Serializer/Deserializer

General Description

The MAX9263/MAX9264 chipset extends Maxim's gigabit multimedia serial link (GMSL) technology to include highbandwidth digital content protection (HDCP) encryption for content protection of DVD and Blu-ray™ video and audio data. The MAX9263 serializer, or any HDCP-GMSL serializer, pairs with the MAX9264 deserializer, or any HDCP-GMSL deserializer, to form a digital serial link for the transmission of control data and HDCP encrypted video and audio data. GMSL is an HDCP technology approved protocol by Digital Content Protection (DCP), LLC.

The parallel interface is programmable for 24-bit or 32-bit width and operates with a pixel clock of 8.33MHz to 104MHz (24 bit) or 6.25MHz to 78MHz (32 bit). When programmed for 24-bit or 32-bit width, three inputs are for I2S audio, supporting a sampling frequency from 8kHz to 192kHz and a sample depth of 4 bits to 32 bits. The embedded control channel forms a full-duplex differential 9.6kbps to 1Mbps UART link between the serializer and deserializer. An electronic control unit (ECU), or microcontroller (μ C), can be located on the serializer side of the link (typical for video display), on the deserializer side of the link (typical for image sensing), or on both sides (typical for HDCP video display repeaters). The control channel enables $ECU/\mu C$ control of peripherals on the remote side, such as backlight control, touch screen, and perform HDCP-related operations.

The serial link signaling is AC-coupled CML with 8b/10b coding. For driving longer cables, the serializer has programmable pre/deemphasis, and the deserializer has a programmable channel equalizer. The GMSL devices have programmable spread spectrum on the serial (serializer) and parallel (deserializer) output. The serial link input and output meet ISO 10605 and IEC 61000- 4-2 ESD standards. The serializer core supply is 1.8V and the deserializer core supply is 3.3V. The I/O supply is 1.8V to 3.3V. Both devices are available in a 64-pin TQFP package with an exposed pad and are specified over the -40 \degree C to +105 \degree C automotive temperature range.

Applications

High-Resolution Automotive Navigation Rear-Seat Infotainment Megapixel Camera Systems

Blu-ray is a trademark of Blu-ray Disc Association.

Features

- ◆ HDCP Encryption Enable/Disable Programmable Through Control Channel
- **+ Control Channel Handles All HDCP Protocol** Transactions—Separate Control Bus Not Required
- ◆ HDCP Keys Preprogrammed in Secure Nonvolatile **Memory**
- ◆ 2.5Gbps Payload Data Rate (3.125Gbps with Overhead)
- ◆ AC-Coupled Serial Link with 8b/10b Line Coding
- S 8.33MHz to 104MHz (24-Bit Mode) or 6.25MHz to 78MHz (32-Bit Mode) Pixel Clock
- S 4-Bit to 32-Bit Word Length, 8kHz to 192kHz I2S Audio Channel Supports High-Definition Audio
- ◆ Embedded Half-/Full-Duplex Bidirectional Control Channel Base Mode: 9.6kbps to 1Mbps
- Bypass Mode: 9.6kbps to 1Mbps ◆ Interrupt Supports Touch-Screen Displays
- ◆ Remote-End I²C Master for Peripherals
- ◆ Programmable Pre/Deemphasis and Channel Equalizer for 15m Cable Drive at 3.125Gbps
- ◆ Programmable Spread Spectrum on Serial or Parallel Output Reduces EMI
- + Deserializer Serial-Data Clock Recovery Eliminates External Reference Clock
- ◆ Auto Data-Rate Detection Allows On-The-Fly Data-Rate Change
- ◆ Bypassable PLL on Serializer Pixel Clock Input for Jitter Attenuation
- ◆ Built-In PRBS Generator/Checker for BER Testing of the Serial Link
- Fault Detection of Serial Link Shorted Together, to Ground, to Battery, or Open
- ◆ ISO 10605 and IEC 61000-4-2 ESD Tolerance

Ordering Information

/V denotes an automotive qualified product.

**EP = Exposed pad.*

T = Tape and reel.

For pricing, delivery, and ordering information, please contact Maxim Direct **1** *at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.*

⁺*Denotes a lead(Pb)-free/RoHS-compliant package.*

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND

LMN to AGND (MAX9263) (15mA current limit)..-0.5V to +3.9V All Other Pins to GND (MAX9263) -0.5V to (VIOVDD + 0.5V) All Other Pins to IOGND (MAX9264)... -0.5V to (VIOVDD + 0.5V) Continuous Power Dissipation ($TA = +70^{\circ}C$) 64-Pin TQFP (derate 31.3 mW/°C above +70°C)2507.8mW Operating Temperature Range..........................-40°C to +105°C Junction Temperature ...+150NC Storage Temperature Range................................ -65°C to +150°C Lead Temperature (soldering, 10s)+300°C Soldering Temperature (reflow)+260NC

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

64 TQFP-EP

Junction-to-Ambient Thermal Resistance (θ JA)...........39.1°C/W Junction-to-Case Thermal Resistance (θ JC).......................1°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

MAX9263 DC ELECTRICAL CHARACTERISTICS

(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), T_A = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, $TA = +25^{\circ}C$.)

MAX9263 DC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), T_A = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, $TA = +25^{\circ}C$.)

MAX9263 DC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, $TA = +25^{\circ}C$.)

MAX9263 AC ELECTRICAL CHARACTERISTICS

(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = V_{\text{IOVDD}} = 1.8V$, $T_A = +25^{\circ}\text{C}$.)

MAX9263 AC ELECTRICAL CHARACTERISTICS

(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = V_{\text{IOVDD}} = 1.8V$, $T_A = +25^{\circ}\text{C}$.)

MAX9264 DC ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DVDD} = 3.0V$ to 3.6V, $V_{IOVDD} = 1.7V$ to 3.6V, $R_L = 100\Omega \pm 1\%$ (differential), $T_A = -40^{\circ}\text{C}$ to +105°C, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 3.3V$, $T_A = +25°C$.)

MAX9264 DC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 3.3V$, $T_A = +25°C$.)

MAX9264 DC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 3.3V$, $T_A = +25°C$.)

MAX9264 AC ELECTRICAL CHARACTERISTICS

(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = $3.3V$, $T_A = +25^{\circ}C$.)

MAX9264 AC ELECTRICAL CHARACTERISTICS (continued)

(VAVDD = VDVDD = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = $100\Omega \pm 1\%$ (differential), TA = -40°C to +105°C, unless otherwise noted. Typical values are at $V_{AVDD} = V_{DVDD} = V_{IOVDD} = 3.3V$, $T_A = +25°C$.)

Note 2: Minimum I_{IN} due to voltage drop across the internal pullup resistor.

Note 3: HDCP enabled.

Note 4: Tested terminal to all grounds.

Note 5: Tested terminal to AGND.

Note 6: Guaranteed by design and not production tested.

Note 7: Measured in CML bit times. Bit time = $1/(30 \times \text{fPCLKOUT})$ for BWS = GND. Bit time = $1/(40 \times \text{fPCLKOUT})$ for VBWS = VIOVDD.

Typical Operating Characteristics

 $(VAVDD = VDVDD = VIOVDD = 1.8V (MAX9263), VAVDD = VDVDD = VIOVDD = 3.3V (MAX9264), T_A = +25°C, unless otherwise noted.)$

Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{IVDD} = V_{IOVDD} = 1.8V$ (MAX9263), $V_{AVDD} = V_{IVDD} = V_{IOVDD} = 3.3V$ (MAX9264), $T_A = +25^{\circ}$ C, unless otherwise noted.)

MAX9263/MAX9264 *Pin Configurations* TOP VIEW $\frac{1}{28}$ 33 $\frac{1}{28}$ $\frac{1}{28}$ 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 $DINO \mid 49 \mid \gamma$ 32 MS GND 50 31 GND IOVDD 51 30 IOVDD DIN1 52 29 AUTOS DIN2 53 28 WS DIN3 54 27 SCK DIN4 55 26 SD DIN5 56 25 DIN28 *MAX9263* DIN6 57 24 DIN27 DIN7 58 23 DIN26 DIN8 59 22 DIN25 $\boxed{21}$ DIN24 DIN9 60 GND 61 20 GND DVDD 62 $E P^*$ 19 DVDD DIN10 63 18 AGND DIN11 64 +17 DIN23 |1 ||2 ||3 ||4 ||5 ||6 ||7 ||8 ||9 ||10 $D/N12$ PCLKIN IOVDD AGND DIN19/VS GND AVDD DIN17 DIN18/HS DIN14 DIN13 DIN15 DIN16 DIN20
DIN21
DIN22 TQFP *CONNECT EXPOSED PAD TO AGND

MAX9263/MAX9264

Pin Configurations (continued)

MAX9263 Pin Description

MAX9263 Pin Description (continued)

MAX9264 Pin Description

MAX9264 Pin Description (continued)

MAX9264 Pin Description (continued)

Functional Diagrams

Functional Diagrams (continued)

Figure 1. Serializer Serial-Output Parameters

Figure 2. Serializer Output Waveforms at OUT+, OUT-

MAX9263/MAX9264

MAX9263/MAX9264

Figure 3. Line-Fault Detector Circuit

Figure 4. Serializer Worst-Case Pattern Input

MAX9263/MAX9264

Figure 5. Serializer Parallel Input Clock Requirements

Figure 6. I2C Timing Parameters

Figure 7. Serializer Differential Output Template

Figure 8. Serializer Input Setup and Hold Times

Figure 9. Serializer Delay

MAX9263/MAX9264

MAX9263/MAX9264

Figure 11. Serializer Power-Up Delay

Figure 12. Input I2S Timing Parameters

Figure 13. Reverse Control-Channel Output Parameters

MAX9263/MAX9264

MAX9263/MAX9264

Figure 14. Test Circuit for Differential Input Measurement Figure 15. Deserializer Worst-Case Pattern Output

Figure 16. Deserializer Clock Output High and Low Times

Figure 17. Deserializer Output Rise and Fall Times

Figure 18. Deserializer Delay

Figure 21. Deserializer Output I2S Timing Parameters

MAX9263/MAX9264

MAX926XAMAX9264

MAX9263/MAX9264 **MAX9263/MAX9264**

Detailed Description

The MAX9263/MAX9264 serializer/deserializer chipset utilizes Maxim's GMSL technology and HDCP. When HDCP is enabled, the serializer/deserializer encrypt video and audio data on the serial link. The serializer/ deserializer are backward compatible with the MAX9259/ MAX9260 serializer/deserializer.

The serializer/deserializer have a maximum serial payload data rate of 2.5Gbps for 15m or more of STP cable. The serializer/deserializer pair operates up to a maximum pixel clock of 104MHz for 24-bit mode, or 78MHz for 32-bit mode, respectively. This serial link supports a wide range of display panels, from QVGA (320 x 240) to WXGA (1280 x 800) and higher with 24-bit color.

The 24-bit mode handles 21 bits of high-speed data, UART control signals, and three audio signals. The 32-bit mode handles 29 bits of high-speed data, UART control signals, and three audio signals. The three audio signals are a standard I2S interface, supporting sample rates from 8kHz to 192kHz and audio word lengths of 4 bits to 32 bits. The embedded control channel forms a fullduplex, differential 9.6kbps to 1Mbps UART link between the serializer and deserializer for HDCP-related control operations. In addition, the control channel enables

electronic control unit (ECU), or microcontroller (μ C) control of peripherals in the remote side, such as backlight control, grayscale gamma correction, camera module, and touch screen. An $ECU/\mu C$, can be located on the serializer side of the link (typical for video display), on the deserializer side of the link (typical for image sensing), or on both sides. Base-mode communication with peripherals uses either I2C or the GMSL UART format. A bypass mode enables full-duplex communication using a user-defined UART format.

The serializer pre/deemphasis, along with the deserializer channel equalizer, extends the link length and enhances the link reliability. Spread spectrum is available to reduce EMI on the serial and parallel outputs. The serial link connections comply with ISO 10605 and IEC 61000-4-2 ESD protection standards.

Register Mapping

The μ C configures various operating conditions of the serializer and the deserializer through internal registers. The default device address of the serializer is 0x80 and default device address of the deserializer is 0x90 (Tables 1 and 2). Write to registers 0x00 or 0x01 in both devices to change the device address of the serializer or the deserializer.

Table 1. Power-Up Default Register Map (see Tables 22 and 24)

Table 1. Power-Up Default Register Map (see Tables 22 and 24) (continued)

Table 1. Power-Up Default Register Map (see Tables 22 and 24) (continued)

X = Indeterminate.

Table 2. Power-Up Default Register Map (see Tables 23 and 25)

Table 2. Power-Up Default Register Map (see Tables 23 and 25) (continued)

Table 2. Power-Up Default Register Map (see Tables 23 and 25) (continued)

X = Indeterminate.

HDCP Bitmapping and Bus-Width Selection

The parallel input/outputs have two selectable modes, 24-bit mode and 32-bit mode. In 24-bit mode, DIN[28:21] are not available. For both modes, the SD, SCK, and WS pins are for I2S audio. The serializer/deserializer use pixel clock rates from 8.33MHz to 104MHz for 24-bit mode and 6.25MHz to 78MHz for 32-bit mode.

Table 3 lists the HDCP bit mapping for the parallel inputs. DIN18/HS and DIN19/VS are reserved for HSYNC and VSYNC, respectively. The serializer/deserializer have HDCP encryption on DIN[17:0] and the I²S input. 32-bit mode has additional HDCP encryption on DIN[26:21].

DIN[28:27] and DIN20 do not have HDCP encryption. SD, when used as an additional data input (AUDIOEN = 0), also does not have HDCP encryption.

Serial Link Signaling and Data Format

The serializer uses CML signaling with programmable pre/deemphasis and AC-coupling. The deserializer uses AC-coupling and programmable channel equalization. Together, the GMSL link can operate at full speed over STP cable lengths to 15m or more.

The serializer scrambles and encodes the input data and sends the 8b/10b coded signal through the serial link. The deserializer recovers the embedded serial clock and then samples, decodes, and descrambles before outputting the data. Figures 22 and 23 show the serial-data packet format after unscrambling and 8b/10b decoding. In 24-bit or 32-bit mode, 21 or 29 bits map to the parallel outputs. The audio channel bit (ACB) contains an encoded audio signal derived from the three I2S signals (SD, SCK, and WS). The forward control channel (FCC)

Table 3. HDCP Mapping and Bus Width Selection

**Bit assignments of DIN[28:0] are interchangeable if HDCP is not used.*

***HDCP encryption on SD when used as an I2S signal.*

Figure 22. 24-Bit Mode Serial Link Data Format

Figure 23. 32-Bit Mode Serial Link Data Format

Table 4. Maximum Audio WS Frequency (kHz) for Various PCLKIN Frequencies

bit carries the forward control data. The last bit (PCB) is the parity bit of the previous 23 or 31 bits.

Reverse Control Channel

The serializer uses the reverse control channel to receive I2C/UART and interrupt signals from the deserializer in the opposite direction of the video stream. The reverse control channel and forward video data coexist on the same twisted pair forming a bidirectional link. The reverse control channel operates independently from the forward control channel. The reverse control channel is available 500 μ s after power-up. The serializer temporarily disables the reverse control channel for 350 μ s after starting/stopping the forward serial link.

Data-Rate Selection

The serializer/deserializer use the DRS input to set the PCLKIN frequency range. Set DRS high for a PCLKIN frequency range of 6.25MHz to 12.5MHz (32-bit mode) or 8.33MHz to 16.66MHz (24-bit mode). Set DRS low for normal operation with a PCLKIN frequency range of 12.5MHz to 78MHz (32-bit mode) or 16.66MHz to 104MHz (24-bit mode).

Audio Channel

The I2S audio channel supports audio sampling rates from 8kHz to 192kHz and audio word lengths from 4 bits to 32 bits. The audio bit clock (SCK) does not have to be synchronized with PCLKIN. The serializer automatically encodes audio data into a single bit stream synchronous with PCLKIN. The deserializer decodes the audio stream and stores audio words in a FIFO. Audio rate detection uses an internal oscillator to continuously determine the audio data rate and output the audio in I2S format. The audio channel is enabled by default. When the audio channel is disabled, the audio data on the serializer and deserializer are treated as an additional parallel signal (DIN_/DOUT_).

Since the audio data sent through the serial link is synchronized with PCLKIN, low PCLKIN frequencies limit the maximum audio sampling rate. Table 4 lists

the maximum audio sampling rate for various PCLKIN frequencies. Spread-spectrum settings do not affect the I2S data rate or WS clock frequency.

Additional MCLK Output for Audio Applications

Some audio DACs, such as the MAX9850, do not require a synchronous main clock (MCLK), while other DACs require MCLK to be a specific multiple of WS. If an audio DAC chip needs the MCLK to be a multiple of WS, use an external PLL to regenerate the required MCLK from PCLKOUT or SCK.

For audio applications that cannot directly use PCLKOUT, the MAX9264 provides a divided MCLK output on DOUT28/MCLK at the expense of one less control line in 32-bit mode (24-bit mode is not affected). By default, DOUT28/MCLK operates as a parallel data output, and MCLK is turned off. Set MCLKDIV (MAX9264 register 0x12, D[6:0]) to a non-zero value to enable the MCLK output. Set MCLKDIV to 0x00 to disable MCLK and set DOUT28/MCLK as a parallel data output.

The output MCLK frequency is:

$$
f_{MCLK} = \frac{f_{SRC}}{MCLKDIV}
$$

where f_{SRC} is the MCLK source frequency (Table 5)

MCLKDIV is the divider ratio from 1 to 127

Choose MCLKDIV values so that fMCLK is not greater than 60MHz. MCLK frequencies derived from PCLKIN $(MCLKSRC = 0)$ are not affected by spread-spectrum settings in the deserializer. Enabling spread spectrum in the serializer, however, introduces spread spectrum into MCLK. Spread-spectrum settings of either device do not affect MCLK frequencies derived from the internal oscillator. The internal oscillator frequency ranges from 100MHz to 150MHz over all process corners and operating conditions.

Control Channel and Register Programming The control channel is available for the μ C to send and receive control data over the serial link simultaneously with the high-speed data. Configuring the CDS pin allows the µC to control the link from either the serializer or the deserializer side to support video-display or imagesensing applications. The control channel between the µC and serializer or deserializer runs in base mode or bypass mode according to the mode selection (MS) input of the device connected to the μ C. Base mode is a half-duplex control channel and the bypass mode is a full-duplex control channel.

Base Mode

In base mode, the μ C is the host and can access the core and HDCP registers of both the serializer and deserializer from either side of the link by using the GMSL UART protocol. The μ C can also program the peripherals on the remote side by sending the UART packets to the serializer or deserializer, with the UART packets converted to I2C by the device on the remote side of the link (deserializer for LCD or serializer for image-sensing applications). The μ C communicates with a UART peripheral in base mode (through INTTYPE register settings), using the half-duplex default GMSL UART protocol of the serializer/deserializer. The device addresses of the serializer and deserializer in base mode are programmable. The default value is 0x80 for the serializer and 0x90 for the deserializer.

When the peripheral interface uses I2C (default), the serializer/deserializer convert packets to I2C that have device addresses different from those of the serializer or deserializer. The converted I2C bit rate is the same as the original UART bit rate.

The deserializer uses a proprietary differential line coding to send signals back towards the serializer. The speed of the control channel ranges from 9.6kbps to

MCLKSRC SETTING (REGISTER 0x12, D7)	DATA RATE SETTING	BIT WIDTH SETTING	MCLK SOURCE FREQUENCY (fSRC)
	High speed	24-bit mode	3 x fpclkin
		32-bit mode	4 x fpclkin
	Low speed	24-bit mode	6 x fpcLKIN
		32-bit mode	8 x fpcLKIN
			Internal oscillator (120MHz typ)

Table 5. Deserializer fSRC Settings

1Mbps in both directions. The serializer and deserializer automatically detect the control-channel bit rate in base mode. Packet bit rates can vary up to 3.5x from the previous bit rate. See the *Changing the Clock Frequency* section.

Figure 24 shows the UART protocol for writing and reading in base mode between the μ C and the serializer/ deserializer.

Figure 25 shows the UART data format. Figures 26 and 27 detail the formats of the SYNC byte (0x79) and the ACK byte ($0xC3$). The μ C and the connected slave chip

generate the SYNC byte and ACK byte, respectively. Events such as device wake-up and interrupt generate transitions on the control channel that should be ignored by the μ C. Data written to the serializer/deserializer registers do not take effect until after the acknowledge byte is sent. This allows the μ C to verify write commands received without error, even if the result of the write command directly affects the serial link. The slave uses the SYNC byte to synchronize with the host UART data rate automatically. If the INT or MS inputs of the deserializer toggle while there is control-channel communication, the control-channel communication can be corrupted.

Figure 24. GMSL UART Protocol for Base Mode

Figure 25. GMSL UART Data Format for Base Mode

Figure 26. SYNC Byte (0x79) Figure 27. ACK Byte (0xC3)

D1 D2 D3 D4 D5 D6 D7

PARITY STOP

D0

Figure 28. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)

In the event of a missed acknowledge, the μ C should assume there was an error in the packet when the slave device receives it, or that an error occurred during the response from the slave device. In base mode, the μ C must keep the UART Tx/Rx lines high for 16 bit-times before starting to send a new packet.

As shown in Figure 28, the remote-side device converts the packets going to or coming from the peripherals from the UART format to the I2C format and vice versa. The remote device removes the byte number count and adds or receives the ACK between the data bytes of I2C. The I2C's data rate is the same as the UART data rate.

Interfacing Command-Byte-Only I2C Devices

The serializer and deserializer UART-to-I2C conversion interfaces with devices that do not require register addresses, such as the MAX7324 GPIO expander. In this mode, the I2C master ignores the register address byte and directly reads/writes the subsequent data bytes (Figure 29). Change the communication method of the I2C master using the I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-only mode, while I2CMETHOD = 0 sets normal mode where the first byte in the data stream is the register address.

Bypass Mode

In bypass mode, the serializer/deserializer ignore UART commands from the μ C and the μ C communicates with the peripherals directly using its own defined UART protocol. The µC cannot access the serializer/deserializer's registers in this mode. Peripherals accessed through the forward control channel using the UART interface need to handle at least one PCLKIN period ±10ns of jitter due to the asynchronous sampling of the UART signal by PCLKIN. Set MS = high to put the control channel into bypass mode. For applications with the uC connected to the deserializer, (CDS is high) there is a 1ms wait time between setting MS high and the bypass control channel being active. There is no delay time when switching to bypass mode when the μ C is connected to the serializer (CDS = low). Do not send a logic-low value longer than 100us to ensure proper interrupt functionality. Bypass mode accepts bit rates down to 10kbps in either direction. See the *Interrupt Control* section for interrupt functionality limitations. The control-channel data pattern should not be held low longer than 100 μ s if interrupt control is used.

Figure 29. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)

Interrupt Control

Pre/Deemphasis Driver

The INT pin of the serializer is the interrupt output and the INT pin of the deserializer is the interrupt input. The interrupt output on the serializer follows the transitions at the interrupt input. This interrupt function supports remote-side functions such as touch-screen peripherals, remote power-up, or remote monitoring. Interrupts that occur during periods where the reverse control channel is disabled, such as link startup/shutdown, are automatically resent once the reverse control channel becomes available again. Bit D4 of register 0x06 in the deserializer also stores the interrupt input state. The INT output of the serializer is low after power-up. In addition, the μ C can set the INT output of the serializer by writing to the SETINT register bit. In normal operation, the state of the interrupt output changes when the interrupt input on the deserializer toggles. Do not send a logic-low value longer than 100µs in either base or bypass mode to ensure proper interrupt functionality.

The serial line driver in the serializer employs currentmode logic (CML) signaling. The driver can generate an adjustable waveform according to the cable length and characteristics. There are 13 preemphasis settings as shown in Table 6. Negative preemphasis levels are deemphasis levels in which the preemphasized swing level is the same as normal swing, but the no-transition data is deemphasized. Program the preemphasis levels through register 0x05 D[3:0] of the serializer. This preemphasis function compensates the high frequency loss of the cable and enables reliable transmission over longer link distances. Additionally, a lower power drive mode can be entered by programming CMLLVL bits (0x05, D[5:4]) to reduce the driver strength down to 75% (CMLLVL = 10) or 50% (CMLLVL = 01) from 100% $(CMLLVL = 11,$ default).

38

MAX9263/MAX9264

MAX9263/MAX9264

Table 6. Serializer CML Driver Strength (Default Level, CMLLVL = 11)

**Negative preemphasis levels denote deemphasis.*

Table 7. Deserializer Cable Equalizer Boost Levels

Line Equalizer

The deserializer includes an adjustable line equalizer to further compensate cable attenuation at high frequencies. The cable equalizer has 11 selectable levels of compensation from 2.1dB to 13dB (Table 7). The EQS input selects the default equalization level at power-up. The state of EQS is latched upon power-up or when resuming from power-down mode. To select other equalization levels, set the corresponding register bits in the deserializer (0x05 D[3:0]). Use equalization in the deserializer, together with preemphasis in the serializer, to create the most reliable link for a given cable.

Spread Spectrum

To reduce the EMI generated by the transitions on the serial link and parallel outputs, both the serializer and deserializer support spread spectrum. Turning on spread spectrum on the deserializer spreads the parallel video outputs. Turning on spread spectrum on the serializer spreads the serial link, along with the deserializer parallel outputs. Do not enable spread for both the serializer and deserializer. The six selectable spread-spectrum rates at the serializer serial output are ± 0.5 %, ± 1 %, ± 1.5 %, ± 2 %, ± 3 %, and ± 4 % (Table 8). Some spread-spectrum rates can only be used at lower PCLK frequencies (Table 9). There is no PCLK frequency limit for the 0.5% spread rate. The two selectable spread-spectrum rates at the deserializer parallel output are $\pm 2\%$ and $\pm 4\%$ (Table 10).

Set the serializer SSEN input high to select 0.5% spread at power-up and SSEN input low to select no spread at power-up. Set the deserializer SSEN input high to select 2% spread at power-up and SSEN input low to select no spread at power-up. The state of SSEN is latched upon power-up or when resuming from power-down mode.

Whenever the serializer spread spectrum is turned on or off, the serial link automatically restarts and remains unavailable while the deserializer relocks to the serial data. Turning on spread spectrum on the serializer or deserializer does not affect the audio data stream. Changes in the serializer spread settings only affect the deserializer MCLK output if it is derived from PCLK_ $(MCLKSRC = 0)$.

The serializer/deserializer include a sawtooth divider to control the spread-modulation rate. Auto detection or manual programming of the PCLKIN operation range guarantees a spread-spectrum modulation frequency within 20kHz to 40kHz. Additionally, manual configuration of the sawtooth divider (SDIV: 0x03, D[5:0]) allows the user to set a modulation frequency according to the PCLKIN frequency. Always keep the modulation frequency between 20kHz to 40kHz to ensure proper operation.

Table 8. Serializer Serial Output Spread

Table 9. Serializer Spread Rate Limitations

Table 10. Deserializer Parallel Output Spread

Sleep Mode

Manual Programming of the Spread-Spectrum Divider

The modulation rate for the serializer/deserializer relates to the PCLK_ frequency as follows:

$$
f_{\text{M}} = (1 + \text{DRS}) \frac{f_{\text{PCLK}_{-}}}{\text{MOD} \times \text{SDIV}}
$$

where:

 $fM = Modulation frequency$

DRS = DRS pin input value (0 or 1)

 $fPCLK = PCLK$ frequency

MOD = Modulation coefficient given in Table 11 or 12

SDIV = 6- or 5-bit SDIV setting, manually programmed by the μ C

To program the SDIV setting, first look up the modulation coefficient according to the part number and desired bus-width and spread-spectrum settings. Solve the above equation for SDIV using the desired pixel clock and modulation frequencies. If the calculated SDIV value is larger than the maximum allowed SDIV value in Table 11 or 12, set SDIV to the maximum value.

The serializer/deserializer include a low-power sleep mode to reduce power consumption on the device not attached to the μ C (the deserializer in LCD applications and the serializer in camera applications). Set the corresponding remote IC's SLEEP bit to 1 to initiate sleep mode. The serializer sleeps immediately after setting its $SLEEP = 1$. The deserializer sleeps after serial link inactivity or 8ms (whichever arrives first) after setting its SLEEP = 1. See the *Link Startup Procedure* section for details on waking up the device for different μ C and starting conditions.

The µC side device cannot enter into sleep mode. If an attempt is made to program the μ C side device for sleep, the SLEEP bit remains 0. Use the PWDN input pin to bring the μ C side device into a low-power state. Entering sleep mode resets the HDCP registers, but not the configuration registers.

Power-Down Mode

The serializer/deserializer include a power-down mode to further reduce power consumption. Set PWDN low to enter power-down mode. While in power-down mode, the

Table 12. Deserializer Modulation Coefficients and Maximum SDIV Settings

outputs of the device remain high impedance. Entering power-down mode resets the internal registers of the device. In addition, upon exiting power-down mode, the serializer/deserializer relatch the state of external pins SSEN, DRS, AUTOS, and EQS.

Configuration Link Mode

The GMSL includes a low-speed configuration link to allow control-data connection between the two devices in the absence of a valid clock input. In either display or camera applications, the configuration link can be used to program equalizer/preemphasis or other registers before establishing the video link. An internal oscillator provides PCLKIN for establishing the serial configuration link between the serializer and deserializer. Set CLINKEN $= 1$ on the serializer to turn on the configuration link. The configuration link remains active as long as the video link has not been enabled. The video link overrides the configuration link and attempts to lock when $SEREN = 1$.

Link Startup Procedure

Table 13 lists four startup cases for video-display applications. Table 14 lists two startup cases for imagesensing applications. In either video-display or imagesensing applications, the control link is always available after the high-speed data link or the configuration link is established and the serializer/deserializer registers or the peripherals are ready for programming.

Video-Display Applications

For the video-display application, with a remote display unit, connect the μ C to the serializer and set CDS = low for both the serializer and deserializer. Table 13 summarizes the four startup cases based on the settings of AUTOS and MS.

Case 1: Autostart Mode

After power-up or when PWDN transitions from low to high for both the serializer and deserializer, the serial link establishes if a stable clock is present. The serializer locks to the clock and sends the serial data to the deserializer. The deserializer then detects activity on the serial link and locks to the input serial data.

Case 2: Standby Start Mode

After power-up or when PWDN transitions from low to high for both the serializer and deserializer, the deserializer starts up in sleep mode, and the serializer stays in standby mode (does not send serial data). Use the μ C and program the serializer to set $SEREN = 1$ to establish a video link or CLINKEN = 1 to establish the configuration link. After locking to a stable clock (for $SEREN = 1$) or the internal oscillator (for CLINKEN $= 1$), the serializer sends a wake-up signal to the deserializer. The deserializer exits sleep mode after locking to the serial data and sets SLEEP = 0. If after 8ms the deserializer does not lock to the input serial data, the deserializer goes back to sleep, and the internal sleep bit remains set (SLEEP = 1).

Table 13. Start Mode Selection for Display Applications (CDS = Low)

Case 3: Remote Side Autostart Mode

After power-up or when PWDN transitions from low to high, the remote device (deserializer) starts up and tries to lock to an incoming serial signal with sufficient power. The host side (serializer) is in standby mode and does not try to establish a link. Use the μ C and program the serializer to set $SEREN = 1$ (and apply a stable clock signal) to establish a video link or CLINKEN = 1 to establish the configuration link. In this case, the deserializer ignores the short wake-up signal sent from the serializer.

Case 4: Remote Side in Sleep Mode

After power-up or when PWDN transitions from low to high, the remote device (deserializer) starts up in sleep mode. The high-speed link establishes automatically after the serializer powers up with a stable clock signal and sends a wake-up signal to the deserializer. Use this mode in applications where the deserializer powers up before the serializer.

Image-Sensing Applications

For image-sensing applications, connect the μ C to the deserializer and set $CDS =$ high for both the serializer and deserializer. The deserializer powers up normally (SLEEP = 0) and continuously tries to lock to a valid serial input. Table 14 summarizes both startup cases, based on the state of the serializer's AUTOS pin.

Case 1: Autostart Mode

After power-up, or when PWDN transitions from low to high, the serializer locks to a stable input clock and sends the high-speed data to the deserializer. The deserializer locks to the serial data and outputs the video data and clock.

Figure 30. Serializer State Diagram, CDS = Low (LCD Application)

Figure 31. Deserializer State Diagram, CDS = Low (LCD Application)

Case 2: Sleep Mode

After power-up or when PWDN transitions from low to high, the serializer starts up in sleep mode. To wake up the serializer, use the μ C to send a GMSL protocol UART frame containing at least three rising edges (e.g., 0x66), at a bit rate no greater than 1Mbps. The low-power wakeup receiver of the serializer detects the wake-up frame

over the reverse control channel and powers up. Reset the sleep bit (SLEEP = 0) of the serializer using a regular control-channel write packet to power up the device fully. Send the sleep bit write packet at least 500µs after the wake-up frame. The serializer goes back to sleep mode if its sleep bit is not cleared within 5ms (min) after detecting a wake-up frame.

MAX9263/MAX9264

MAX9263/MAX9264

Figure 32. Serializer State Diagram, CDS = High (Camera Application)

Figure 33. Deserializer State Diagram, CDS = High (Camera Application)

High-Bandwidth Digital Content Protection (HDCP)

Note: The explanation of HDCP operation in this data sheet is given as a guide for general understanding. Implementation of HDCP in a product must meet the requirements given in the *HDCP System v1.3 Amendment for GMSL* available from DCP, LLC.

HDCP uses two main phases of operation: authentication and the link integrity check. The μ C starts authentication by writing to the START_AUTHENTICATION bit in the serializer. The serializer generates a 64-bit random number. The host μ C first reads the 64-bit random number from the serializer and writes it to the deserializer. The μ C then reads the serializer public key selection vector (AKSV) and writes it to the deserializer. The μ C *MAX9263/MAX9264*

MAX9263/MAX9264

then reads the deserializer KSV (BKSV) and writes it to the serializer. The µC begins checking BKSV against the revocation list. Using the cipher, the serializer and deserializer calculate a 16-bit response value, R0 and R0', respectively. The GMSL amendment for HDCP reduces the 100ms minimum wait time allowed for the receiver to generate R0' (specified in HDCP rev 1.3) to 128 pixel clock cycles in the GMSL amendment.

There are two response value comparison modes: internal comparison and μ C comparison. Set EN_INT_COMP = 1 to select internal comparison mode. Set EN_INT_COMP $= 0$ to select μ C comparison mode. In internal comparison mode, the μ C reads the deserializer response R0' and writes it to the serializer. The serializer compares R0' to its internally generated response value R0, and sets R0_RI_MATCHED. In μ C comparison mode, the μ C reads and compares the R0/R0' values from the serializer/deserializer.

During response value generation and comparison, the host µC checks for a valid BKSV (having 20 1's and 20 0's, which is also reported in BKSV_INVALID) and checks BKSV against the revocation list. If BKSV is not on the list, and the response values match, the host authenticates the link. If the response values do not match, the μ C resamples the response values (as described in *HDCP rev 1.3 Appendix C*). If resampling fails, the μ C restarts authentication by setting the RESET_HDCP bit in the serializer. If BKSV appears on the revocation list, the host cannot transmit data that requires protection. The host knows when the link is authenticated and decides when to output data requiring protection. The μ C performs a link integrity check every 128 frames or every 2 seconds ±0.5 seconds. The serializer/deserializer generate response values every 128 frames. These values are compared internally (internal comparison mode) or can be compared in the host μ C.

In addition, the serializer/deserializer provide response values for the enhanced link verification. Enchanced link verification is an optional method of link verification for faster detection of loss of synchronization. For this option, the serializer and deserializer generate 8-bit enhanced link verification response values, PJ and PJ', every 16 frames. The host must detect three consecutive PJ/PJ' mismatches before resampling.

Encryption Enable

The GMSL link transfers either encrypted or nonencrypted data. To encrypt data, the host μ C sets the encryption enable (ENCRYPTION_ENABLE) bit in both the serializer and deserializer. The μ C must set

ENCRYPTION_ENABLE in the same VSYNC cycle in both the serializer and deserializer (no internal VSYNC falling edges between the two writes). The same timing applies when clearing ENCRYPTION_ENABLE to disable encryption.

Note: ENCRYPTION_ENABLE enables/disables encryption on the GMSL irrespective of the content. To comply with HDCP, the μ C must not allow content requiring encryption to cross the GMSL unencrypted. See the *Force Video/Force Audio Data* section.

The uC must complete the authentication process before enabling encryption. In addition, encryption must be disabled before starting a new authentication session.

VSYNC Detection

If the µC cannot detect the VSYNC falling edge, it can use the serializer's VSYNC_DET register bit. The host µC first writes 0 to the VSYNC_DET bit. The serializer then sets VSYNC DET = 1 once it detects an internal VSYNC falling edge (which may correspond to an external VSYNC rising edge if INVVSYNC of the serializer is set). The µC continuously reads VSYNC_DET and waits for the next internal VSYNC falling edge before setting ENCRYPTION_ENABLE. Poll VSYNC_DET fast enough to allow time to set ENCRYPTION_ENABLE in both the serializer/deserializer within the same VSYNC cycle.

Synchronization of Encryption

The video vertical sync (VSYNC) synchronizes the start of encryption. Once encryption has started, the GMSL generates a new encryption key for each frame and each line, with the internal falling edge of VSYNC and HSYNC. Rekeying is transparent to data and does not disrupt the encryption of video or audio data.

Repeater Support

The serializer/deserializer have features to build an HDCP repeater. An HDCP repeater receives and decrypts HDCP content and then encrypts and transmits on one or more downstream links. A repeater can also use decrypted HDCP content (for example to display on a screen). To support HDCP repeater authentication protocol, the deserializer has a REPEATER register bit. This register bit must be set to 1 by a μ C (most likely on repeater module). Both the serializer and deserializer use SHA-1 hash value calculation over the assembled KSV lists. HDCP GMSL links support a maximum 15 receivers (total number including the ones in repeater modules). If the total number of downstream receivers exceeds 14, the µC must set the MAX_DEVS_EXCEEDED register bit when it assembles the KSV list.

Force Video/Force Audio Data

The serializer masks audio and video data through two control bits: FORCE_AUDIO and FORCE_VIDEO. Set FORCE_VIDEO = 1 to transmit the 24-bit data word in the DFORCE register instead of the video data received at the serializer video inputs. Set FORCE AUDIO $= 1$ to transmit 0 instead of the SD input (SCK and WS continue to be output from the deserializer). Use these features to blank out the screen and mute the audio.

HDCP Authentication Procedures

The serializer generates a 64-bit random number exceeding the HDCP requirement. The serializer/deserializer internal one-time programmable (OTP) memories contain unique HDCP keyset programmed at the factory. The host μ C initiates and controls the HDCP

authentication procedure. The serializer and deserializer generate HDCP authentication response values for the verification of authentication. Use the following procedures to authenticate the HDCP-GMSL encryption. Refer to the *HDCP 1.3 Amendment for GMSL* for details. The µC must perform link integrity checks while encryption is enabled. See the *Link Integrity Check* section. Any event that indicates that the deserializer has lost link synchronization should retrigger authentication. The μ C must first write 1 to RESET_HDCP bit in the serializer before starting a new authentication attempt.

HDCP Protocol Summary

Tables 15, 16, and 17 list the summaries of the HDCP protocol. These tables serve as an implementation guide only. Meet the requirements in the GMSL amendment for HDCP to be in full compliance.

Table 15. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a Repeater)—First Part of the HDCP Authentication Protocol

Table 15. Startup, HDCP Authentication, and Normal Operation (Deserializer is not a Repeater)—First Part of the HDCP Authentication Protocol (continued)

Table 16. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled

Table 16. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled (continued)

Table 17. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled

Example Repeater Network—Two µCs

The following example has one repeater and two μ Cs (Figure 34). Table 18 summarizes the authentication operation.

Figure 34. Example Network with One Repeater and Two µCs—TXs are for the Serializer, RXs are for the Deserializer

Table 18. HDCP Authenticaion and Normal Operation (One Repeater, Two µCs)-First and Second Parts of the HDCP Authentication Protocol

Table 18. HDCP Authenticaion and Normal Operation (One Repeater, Two µCs)-First and Second Parts of the HDCP Authentication Protocol (continued)

Table 18. HDCP Authenticaion and Normal Operation (One Repeater, Two µCs)—First and Second Parts of the HDCP Authentication Protocol (continued)

Table 18. HDCP Authenticaion and Normal Operation (One Repeater, Two µCs)—First and Second Parts of the HDCP Authentication Protocol (continued)

Detection and Action Upon New Device Connection

When a new device is connected to the system, the device must be authenticated and the device's KSV checked against the revocation list. The downstream µCs can set the NEW_DEV_CONN bit of the upstream receiver and invoke an interrupt to notify upstream μ Cs.

Notification of Start of Authentication and Enable of Encryption to Downstream Links HDCP repeaters do not immediately begin authentication upon startup or detection of a new device, but instead wait for an authentication request from the upstream transmitter/repeaters.

Use the following procedure to notify downstream links of the start of a new authentication request:

- 1) Host μ C begins authentication with the HDCP repeater's input receiver.
- 2) When AKSV is written to HDCP repeater's input receiver, its AUTH_STARTED bit is automatically set and its GPIO1 goes high (if GPIO1_FUNCTION is set to high).
- 3) HDCP repeater's μ C waits for a low to high transition on HDCP repeater input receiver's AUTH_STARTED bit and/or GPIO1 (if configured) and starts authentication downstream.
- 4) HDCP repeater's µC resets AUTH_STARTED bit.

Set GPIO0_FUNCTION to high to have GPIO0 follow the ENCRYPTION_ENABLE bit of the receiver. The repeater μ C can use this function to be notified when encryption is enabled/disabled by an upstream μ C.

Applications Information Error Checking

The deserializer checks the serial link for errors and stores the number of detected decoding errors in the 8-bit register DECERR (0x0D). If a large number of 8b/10b decoding or parity errors are detected within a short duration (error rate \geq 1/4), the deserializer loses lock and stops the error counter. The deserializer then attempts to relock to the serial data. DECERR resets upon successful video link lock, successful readout of DECERR (through UART), or whenever auto error reset is enabled. The deserializer does not check for decoding or parity errors during the internal PRBS test, and DECERR is reset to 0x00.

ERR *Output* The deserializer has an open-drain ERR output. This output asserts low whenever the number of decoding errors exceeds the error threshold ERRTHR (0x0C) during normal operation, or when at least 1 PRBS error is detected during PRBS test. ERR reasserts high whenever DECERR (0x0D) resets, due to DECERR readout, video link lock, or auto error reset.

Auto Error Reset

The default method to reset errors is to read the respective error registers in the deserializer (0x0D, 0x0E). Auto error reset clears the decoding error counter DECERR and the $\overline{\text{ERR}}$ output \sim 1µs after ERR goes low. Auto error reset is disabled on power-up. Enable auto error reset through AUTORST (0x06, D6). Auto error reset does not run when the device is in PRBS test mode.

PRBS Self-Test

The serializer/deserializer link includes a PRBS pattern generator and bit-error verification function. First, disable the glitch filters (set DISVSFILT, DISHSFILT to 1) in the deserializer. Next, disable VSYNC/HSYNC inversion in both the serializer and deserializer (set INVVSYNC, INVHSYNC to 0). Then, set PRBSEN = 1 (0x04, D5) in the serializer and then the deserializer to start the PRBS test. Set PRBSEN = 0 (0x04, D5) first in the deserializer and then the serializer to exit the PRBS self-test. The deserializer uses an 8-bit register (0x0E) to count the number of detected errors. The control link also controls the start and stop of the error counting. During PRBS mode, the device does not count decoding errors and the deserializer's ERR output reflects PRBS errors only.

Microcontrollers on Both Sides of the GMSL Link (Dual µC Control)

Usually the microcontroller is either on the serializer side for video-display applications or on the deserializer side for image-sensing applications. For the former case, both the CDS pins of the serializer/deserializer are set to low, and for the later case, the CDS pins are set to high. However, if the CDS pin of the serializer is low and the same pin of the deserializer is high, then the serializer/ deserializer connect to both μ Cs simultaneously. In such a case, the μ Cs on either side can communicate with the serializer and deserializer.

Contentions of the control link can happen if the μ Cs on both sides are using the link at the same time. The serializer/deserializer do not provide the solution for contention avoidance. The serializer/deserializer do not send an acknowledge frame when communication fails due to contention. Users can always implement a higher layer protocol to avoid the contention. In addition, if UART communication across the serial link is not required, the μ Cs can disable the forward and reverse control channel through the FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the serializer/deserializer. UART communication across the serial link is stopped and contention between µCs no longer occurs. During dual µCs operation, if one of the CDS pins on either side changes state, the link resumes the corresponding state described in the *Link Startup Procedure* section.

As an example of dual μ C use in an image-sensing application, the serializer can be in sleep mode and waiting for wake-up by the deserializer. After wake-up, the serializer-side μ C sets the serializer's CDS pin low and assumes master control of the serializer's registers.

HSYNC/VSYNC Glitch Filter

The deserializer contains one-cycle glitch filters on HSYNC and VSYNC. This eliminates single-cycle glitches in HSYNC and VSYNC that can cause a loss of HDCP synchronization between the serializer and deserializer while encryption is enabled. The glitch filters are on by default. Write to D[1:0] of register 0x08 in the deserializer to disable the glitch filters for HSYNC or VSYNC.

The glitch filter, when active, suppresses all single-cycle wide pulses sent. Disable the glitch filter before running PRBS BER tests. The internal BER checker assumes that the incoming bit stream is unaltered PRBS data.

Jitter-Filtering PLL

In some applications, the parallel bus input clock to the serializer (PCLKIN) includes noise, which reduces link reliability. The serializer has a narrowband jitter-filtering PLL to attenuate frequency components outside the PLL's bandwidth (< 100kHz typ). Enable the jitter-filtering PLL by setting DISFPLL = 0 (0x05, D6).

Changing the Clock Frequency

Both the video clock rate (fPCLK_) and the controlchannel clock rate (fUART) can be changed on-the-fly to support applications with multiple clock speeds. It is recommended to enable the serial link after the video clock stabilizes. Stop the video clock for 5us and restart the serial link or toggle SEREN after each change in the video clock frequency to recalibrate any automatic settings if a clean frequency change cannot be guaranteed. The reverse control channel remains unavailable for 350 μ s after serial link start or stop. Limit on-the-fly changes in fUART to factors of less than 3.5 at a time to ensure that the device recognizes the UART sync pattern. For example, when lowering the UART frequency from 1Mbps to 100kbps, first send data at 333kbps and then at 100kbps to have reduction ratios of 3 and 3.333, respectively.

Do not interrupt PCLKIN or change its frequency while encryption is enabled. Otherwise HDCP synchronization is lost and authentication must be repeated. To change the PCLK frequency, stop the high value content A/V data. Then disable encryption in the serializer/deserializer within the same VSYNC cycle—encryption stops at the next VSYNC falling edge. PCLKIN can now be changed/stopped. Reenable encryption before sending any high value content A/V data.

Fast Detection of Loss-of-Synchronization

A measure of link quality is the recovery time from loss of HDCP synchronization. With the GMSL, it is likely that HDCP synchronization will not be lost unless the GMSL synchronization is lost. The host can be quickly notified of loss-of-lock by connecting the deserializer's LOCK output to the INT input. If other sources use the interrupt input, such as a touch-screen controller, the μ C can implement a routine to distinguish between interrupts from loss-of-sync and normal interrupts. Reverse control-channel communication does not require an active forward link to operate and accurately tracks the LOCK status of the GMSL link. LOCK asserts for video link only and not for the configuration link.

Programming the Device Addresses

Both the serializer and the deserializer have programmable device addresses. This allows multiple GMSL devices, along with I2C peripherals, to coexist on the same control channel. The serializer device address is stored in register 0x00 of each device, while the deserializer device address is stored in register 0x01 of each device. To change the device address, first write to the device whose address changes (register 0x00 of the serializer for serializer device address change, or register 0x01 of the deserializer for deserializer device address change). Then write the same address into the corresponding register on the other device (register 0x00 of the deserializer for serializer device address change, or register 0x01 of the serializer for deserializer device address change).

Configuration Blocking

The serializer/deserializer can block changes to their non-HDCP registers. Set CFGBLOCK to make all non-HDCP registers as read only. Once set, the registers remain blocked until the supplies are removed or until PWDN is low.

Backward Compatibility

The serializer and deserializer are backward compatible with the non-HDCP MAX9259 and MAX9260. The pinouts and packages are the same for both devices. See Table 3 and the *Pin Description* section for backwardcompatible pin mapping.

Key Memory

Each device has a unique HDCP key set that is stored in secure on-chip nonvolatile memory (NVM). The HDCP key set consists of forty 56-bit private keys and one 40-bit public key. The NVM is qualified for automotive applications.

GPIOs

The deserializer has two open-drain GPIOs available. When not used for HDCP purposes, GPIO1OUT and GPIO0OUT (0x06, D3 and D1) set the output state of the GPIOs. See the *Notification of Start of Authentication and Enable of Encryption to Downstream Links* section. The GPIO input buffers are always enabled. The input states are stored in GPIO1 and GPIO0 (0x06, D2 and D0). Set GPIO1OUT/GPIO0OUT to 1 when using GPIO1/GPIO0 as an input.

Line-Fault Detection

The line-fault detector in the serializer monitors for line failures such as short to ground, short to battery, and open link for system fault diagnosis. Figure 3 shows the

required external resistor connections. $\overline{\text{LFLT}}$ = low when a line fault is detected and LFLT goes high when the line returns to normal. The line-fault type is stored in 0x08, $D[3:0]$ of the serializer. Filter $\overline{\text{LFLT}}$ with the μC to reduce the detector's susceptibility to brief ground shifts. The fault detector threshold voltages are referenced to the serializer ground. Additional passive components set the DC level of the cable (Figure 3). If the serializer and deserializer grounds are different, the link DC voltage during normal operation can vary and cross one of the fault detection thresholds. For the fault detection circuit, select the resistor's power rating to handle a short to the battery.

To detect the short-together case, refer to Application Note 4709: *GMSL line-fault detection*. Table 19 lists the mapping for line-fault types.

Staggered Parallel Data Outputs

The deserializer staggers the parallel data outputs to reduce EMI and noise. Staggering outputs also reduces the power-supply transient requirements. By default, the deserializer staggers outputs according to Table 20. Disable output staggering through the DISSTAG bit (0x06, D7).

Table 19. Serializer Line-Fault Mapping*

Internal Input Pulldowns

The control and configuration inputs on the serializer/deserializer include a pulldown resistor to GND. Pulldowns are disabled when the device is shut down (PWDN = low) or put into sleep mode. Keep all inputs driven or use external pullup/pulldown resistors to prevent additional current consumption and undesired configuration due to undefined inputs.

Choosing I2C/UART Pullup Resistors

Both I2C/UART open-drain lines require pullup resistors to provide a logic-high level. There are tradeoffs between power dissipation and speed, and a compromise made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I2C specifies 300ns rise times to go from low to high (30% to 70%) for fast mode, which is defined for data rates up to 400kbps (see the I2C specifications in the *Electrical Characteristics* table for details). To meet the fast-mode rise-time requirement, choose the pullup resistors so that rise time $t = 0.85 x$ RPULLUP x CBUS < 300ns. The waveforms are not recognized if the transition time becomes too slow. The serializer/deserializer support I2C/UART rates up to 1Mbps.

**For the short-together case, refer to* Application Note 4709: MAX9259 GMSL line-fault detection*.*

Table 20. Staggered Output Delay

AC-Coupling

AC-coupling isolates the receiver from DC voltages up to the voltage rating of the capacitor. Four capacitors—two at the serializer output and two at the deserializer input are needed for proper link operation and to provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and low-frequency common-mode noise.

Selection of AC-Coupling Capacitors

Voltage droop and the digital sum variation (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the CML receiver termination resistor (RTR), the CML driver termination resistor (RTD), and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is (C x (RTD + RTR))/4. RTD and RTR are required to match the transmission line impedance (usually 100 Ω). This leaves the capacitor selection to change the system time constant. Use at least 0.2uF high-frequency surface-mount ceramic capacitors, with sufficient voltage rating to withstand a short to battery, to pass the lower speed reverse control-channel signal. Use capacitors with a case size less than 3.2mm x 1.6mm to have lower parasitic effects to the high-speed signal.

Power-Supply Circuits and Bypassing

The serializer uses an AVDD and DVDD of 1.7V to 1.9V, while the deserializer uses an AVDD and DVDD of 3.0V to 3.6V. All single-ended inputs and outputs on the serializer/deserializer derive power from an IOVDD of 1.7V to 3.6V, which scale with IOVDD. Proper voltagesupply bypassing is essential for high-frequency circuit stability.

Cables and Connectors

Interconnect for CML typically has a differential impedance of 100 Ω . Use cables and connectors that have

Table 21. Suggested Connectors and Cables for GMSL

matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables tend to generate less EMI due to magnetic-field canceling effects. Balanced cables pick up noise as common-mode rejected by the CML receiver. Table 21 lists the suggested cables and connectors used in the GMSL link.

Board Layout

Separate the digital signals and CML high-speed signals to prevent crosstalk. Use a four-layer PCB with separate layers for power, ground, CML, and digital signals. Layout PCB traces close to each other for a 100 Ω differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50 Ω PCB traces do not have 100 Ω differential impedance when brought close together—the impedance goes down when the traces are brought closer.

Route the PCB traces for a CML channel (there are two conductors per CML channel) in parallel to maintain the differential characteristic impedance. Avoid vias. Keep PCB traces that make up a differential pair equal length to avoid skew within the differential pair.

ESD Protection

The serializer/deserializer ESD tolerance is rated for Human Body Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. The serial link I/O are tested for ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All pins are tested for the Human Body Model. The Human Body Model discharge components are $Cs = 100pF$ and $Rp = 1.5k\Omega$ (Figure 35). The IEC 61000-4-2 discharge components are $Cs = 150pF$ and $RD = 330\Omega$ (Figure 36). The ISO 10605 discharge components are $Cs = 330pF$ and $R_D = 2k\Omega$ (Figure 37).

Figure 35. Human Body Model ESD Test Circuit

Figure 36. IEC 61000-4-2 Contact Discharge ESD Test Circuit Figure 37. ISO 10605 Contact Discharge ESD Test Circuit

Table 22. Serializer GMSL Core Register Table (See Table 1)

Table 22. Serializer GMSL Core Register Table (See Table 1) (continued)

Table 22. Serializer GMSL Core Register Table (See Table 1) (continued)

Table 22. Serializer GMSL Core Register Table (See Table 1) (continued)

Table 23. Deserializer GMSL Core Register Table (See Table 2)

Table 23. Deserializer GMSL Core Register Table (See Table 2) (continued)

Table 23. Deserializer GMSL Core Register Table (See Table 2) (continued)

Table 23. Deserializer GMSL Core Register Table (See Table 2) (continued)

X = Don't care.

Table 24. Serializer HDCP Register Table (See Table 1)

Table 24. Serializer HDCP Register Table (See Table 1) (continued)

Table 24. Serializer HDCP Register Table (See Table 1) (continued)

Table 25. Deserializer HDCP Register Table (See Table 2)

Table 25. Deserializer HDCP Register Table (See Table 2) (continued)

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

MAX926XAMAX9264 *MAX9263/MAX9264*

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical *Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

Maxim Integrated Products, Inc. 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 71

© 2012 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.